Content protected from screenshots
Question

Why is the voltage rise due to the source taken as positive in loop ADCEA?