Content protected from screenshots
Question

What is the truth table for a NAND gate when both inputs are 1?